



In this episode...

- Error checking
- Query device capabilities
 - CUDA events
- More on CUDA memory:

Coalescing, Constant memory, Texture memory...




Lab 4

Happened earlier than usual. Everybody done or almost done?

Last year major change: "Mandelbrot revisited" part, to follow up lab 1.

Everything OK so far?



(Except for the drivers in the Multicore lab.)



The story so far...

CUDA and its language extensions

The CUDA architecture

Intro to memory

 Matrix multiplication example, using shared memory



CUDA and its language extensions

Kernel involation myKernel<<<>>>()

__global___device___host__

cudaMalloc(), cudaMemcpy()

threadIdx, blockIdx, blockDim, gridDim

Using nvcc





The CUDA architecture

Blocks and threads

Grid-block-thread hierarchy

Indexing data with thread/block numbers



Intro to memory


global memory


shared memory

constant memory

local memory

texture memory/texture units








Lecture questions:

1. Why can using constant memory improve performance?

2. What is CUDA Events used for?

3. What does coalescing mean and what should we do to get a speedup from coalescing?





Error checking

- Functions returns error codes (but kernel launch does not)
 - cudaGetLastError()
 - cudaPeekLastError()



Asynchronous error checking

Asynchronous errors can not be returned by the function call!

Call cudaDeviceSynchronize() and check its returned error code.





Query devices

You can't trust all devices to have the same - or even similar - data.

New boards may have totally different data.

Query CUDA for a list of features using cudaGetDeviceProperties()



Example query result

---- Information for GeForce 9400M ----Compute capability: 1.1 Total global memory (VRAM): 259712 kB Total constant Mem: 64 kB Number of SMs: 2 Shared mem per SM: 16 kB Registers per SM: 8192 Threads in warp: 32 Max threads per block: 512 Max thread dimensions: (512, 512, 64) Max grid dimensions: (65535, 65535, 1)



What is important?


Compute capability - can this board at all work with our program?

Amount of shared memory - make sure we fit.

Max threads, max dimensions - make sure we fit.

Threads in warp: A lower bound for performance.

Number of SMs: Lower bound for blocks





Compute capability

Essentially CUDA/architecture version number.

1.0: Original release. 1.1: Mapped memory, atomic operations. 1.3: Double support. 2.0: Fermi. 3.0: Kepler. 5.0: Maxwell.


Feat	ure Support	Compute Capability						
	sted features are supported for all oute capabilities)	1.0	1.1	1.2	1.3	2.x, 3.0	:	
	ic functions operating on 32-bit integer s in global memory (Atomic Functions)	No			Vec			
	cExch() operating on 32-bit floating values in global memory (atomicExch())	- No			Yes			
	ic functions operating on 32-bit integer s in shared memory (Atomic Functions)							
	cExch() operating on 32-bit floating values in shared memory (atomicExch()		No		Y	es		
	ic functions operating on 64-bit integer s in global memory (Atomic Functions)]						
Warp	vote functions (Warp Vote Functions)	1		I				
Doub	e-precision floating-point numbers		No			Yes		
	ic functions operating on 64-bit integer s in shared memory (Atomic Functions)							
point	ic addition operating on 32-bit floating values in global and shared memory hicAdd())							
bal	lot() (Warp Vote Functions)	1						
thr Funct	eadfence_system() (Memory Fence ions)		No			Yes		
syn	cthreads_count(),							
syn	cthreads_and(),							
syn Funct	cthreads_or() (Synchronization ions)							
Surfa	ce functions (Surface Functions)	1	1					
3D gr	id of thread blocks]						
Funne	el shift (see reference manual)			No				





	FERMI GF100	FERMI GF104	KEPLER GK104	KEP GK1
Compute Capability	2.0	2.1	3.0	
Threads / Warp	32	32	32	
Max Warps / Multiprocessor	48	48	64	
Max Threads / Multiprocessor	1536	1536	2048	2
Max Thread Blocks / Multiprocessor	8	8	16	
32-bit Registers / Multiprocessor	32768	32768	65536	65
Max Registers / Thread	63	63	63	
Max Threads / Thread Block	1024	1024	1024	1
Shared Memory Size Configurations (bytes)	16K	16K	16K	
	<mark>48K</mark>	<mark>48</mark> K	32K 48K	
Max X Grid Dimension	2^16-1	2^16-1	2^32-1	2^
Hyper-Q	No	No	No	
Dynamic Parallelism	No	No	No	

Compute Capability of Fermi and Kepler GPUs






Compute Capability	1.0	1.1	1.2	1.3	2.0	2.1	3.0	3.5
SM Version	sm_10	sm_11	sm_12	sm_13	sm_20	sm_21	sm_30	sm_35
Threads / Warp	32	32	32	32	32	32	32	32
Warps / Multiprocessor	24	24	32	32	48	48	64	64
Threads / Multiprocessor	768	768	1024	1024	1536	1536	2048	2048
Thread Blocks / Multiprocessor	8	8	8	8	8	8	16	16
Max Shared Memory / Multiprocessor (bytes)	16384	16384	16384	16384	49152	49152	49152	49152
Register File Size	8192	8192	16384	16384	32768	32768	65536	65536
Register Allocation Unit Size	256	256	512	512	64	64	256	256
Allocation Granularity	block	block	block	block	warp	warp	warp	warp
Max Registers / Thread	124	124	124	124	63	63	63	255
Shared Memory Allocation Unit Size	512	512	512	512	128	128	256	256
Warp allocation granularity	2	2	2	2	2	2	4	4
Max Thread Block Size	512	512	512	512	1024	1024	1024	1024
Shared Memory Size Configurations (bytes)	16384	16384	16384	16384	49152	49152	49152	49152
[note: default at top of list]					16384	16384	16384	16384
							32768	32768
Warp register allocation granularities					64	64	256	256
[note: default at top of list]					128	128		



Do I care about Compute capability?

While learning CUDA - not much. Stick to the basics, it works on all.

But if you write professional CUDA code, of course.





CUDA Events

Timing!

Two ways of timing CUDA programs:

- CPU timer. Synchronize at start and end.
 - CUDA Events. Synchronize at end.

Synchronize? Because CUDA runs asynchronously.





CUDA Events API

cudaEventCreate - initialize an event variable

cudaEventRecord - place a marker in the queue

cudaEventSynchronize - wait until all markers have received values

cudaEventElapsedTime - get the time difference between two events

